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A Voltage Controlled Oscillator (VCO) is used to generate a signal with a 
frequency that is a function of an input voltage amplitude, and is an integral part of 
circuits such as phase locked loops, frequency synthesizers, down conversion receivers, 
and clock generators. A typical design flow for a VCO involves architecture selection 
based on specification, calculation of circuit parameters, simulation, and iterations of 
circuit parameters based on the simulation result. In such a design flow, changes in 
specification or process can lead to significant redesign.  
This report focuses on a C++ based LC VCO generation software that seeks to 
automate the design process and that includes calculation of circuit parameters, creation 
of Spectre netlist, invocation of simulation, automated checking of the result, and a 
feedback mechanism to modify circuit parameters until the design can converge to the 
desired specification. Object Oriented Programming principles such as inheritance, 
polymorphism, encapsulation, class abstraction are exercised to maximize reusability and 
 vii 
portability to other projects which may require different foundry device models and 
supply voltages. 
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Chapter 1: Introduction 
Ever since vacuum tubes and transistors have been invented, engineers have 
utilized active and passive devices to create numerous useful circuits including 
amplifiers, regulators, multipliers, filters, ADCs, DACs, logic gates, flip flops, and 
memory cells. These circuit components are now ubiquitous; they are found in cellular 
phones, in cars as control circuits, inside the human body, e.g.,  as pacemakers, and in 
space applications, e.g., in Mars Rover. 
EVOLUTION OF ANALOG CIRCUIT DESIGN 
The architecture and implementation of these circuits have advanced over decades 
of evolution. Correspondingly, the process involved in the design of these components 
and systems has also witnessed an evolution. The primary validation mechanism for 
designs employing discrete devices involved physical board implementations and bench 
testing. The advent of Integrated Circuits prompted accurate prediction of circuit 
behavior due to the longer design time and higher cost associated with fabrication. Circuit 
simulation tools such as SPICE were introduced in the 1970s that allowed for accurate 
prediction of linear and nonlinear circuit behavior based on device models. In today’s IC 
design industry, commercial variants of SPICE simulator are indispensible tools to meet 
stringent customer requirement of time to market [1]. 
MOTIVATION AND OBJECTIVES 
Analog design based on the use of simulation tools still oftentimes employs 
manual procedures. With a given specification from a customer, a designer may select an 
architecture based on past experience, available reference, or on experimenting with 
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different architectures and selecting one that works best. This can be prohibitive in 
today’s short time to market.  
Hand-calculations and initial design approximations that are often used to design 
specific circuit topologies within the architecture can deviate significantly from the 
design performance goals, especially in modern IC technologies. As process node 
shrinks, higher order effects cause devices to deviate more from the ideal first order 
model that hand calculations depend on. Thus, the designer may spend considerable time 
on design iteration in order to achieve proper bias and sizing, stability, running process 
corners, and verifying functionality. If there are changes to the specification, process 
node, or even a fab selection, these design procedures may need to be repeated.  
To overcome these difficulties, such repeated derivative tasks can be automated 
and incorporated into software that is based on template architectures. Aided by 
intelligent evaluator that can analyze the result and the distance vector from an ideal 
specification, correction algorithms can change design parameters for subsequent 
simulation [2]. The goal of this work is therefore to implement iterative tasks that use a 
circuit simulation engine using an automated process. 
We explore this approach in the context of an LC voltage controlled oscillator 
(VCO). An oscillator is an interesting category of analog circuits that does not require a 
signal input and plays an integral part of all analog and digital circuits. Signals in analog 
and RF blocks are generated and recovered aided by an oscillator, and blocks in digital 
domain are synchronized by clocks that are generated by an oscillator. The LC VCO is 
specially favored in communication circuits where it requires stringent phase noise 
performance in high frequency tuning ranges compared to RC or ring oscillators. These 
are widely used in frequency synthesizers, local oscillators of mixers, and phase locked 
loops. 
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In summary, automated analog circuit generation is a design approach that 
coupled with appropriate designer input, can achieve new goals and save good amount of 
time for engineers. This work explores a way to create analog circuits by combining 
knowledge of circuit design, software concepts such as object oriented programming, and 
post signal processing, while employing circuit simulators.  
ORGANIZATION 
In Chapter 2, inductors, varactors, and LC tanks that make up an LC VCO are 
discussed covering resonant frequency, quality factor, inductor layout, and tuning 
principles. Chapter 3 introduces analysis and design principles of an LC VCO. An 
oscillator is analyzed in positive feedback and negative resistance approaches, and the 
template implementation of a VCO with tuning controls is provided. Chapter 4 describes 
architecture and flow of the VCO generator software. Creation of devices, sub circuits, an 
LCO, and a testbench with an application of Object Oriented programming principles is 
also discussed. Chapter 5 provides details on the result evaluator. Fast Fourier Transform 
(FFT), windowing, SNDR, and functional verification that help in evaluating output 
properties are elaborated. Chapter 6 summarizes the result of the application software, 
and discusses future remaining work. 
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Chapter 2: Components of an LC Voltage Controlled Oscillator 
Shrinking of geometry and introduction of advanced processes allow us to design 
high frequency oscillator components such as inductors and capacitors fully integrated on 
chip whereas, decades ago, off chip components had to be used even with the help of 
bond wire inductance. This chapter explores analysis and design of on chip components 
that are employed in the design of voltage controlled LC oscillators in modern processes. 
In the design of VCOs, the quality factor of components, which is defined in this chapter, 
is a critical consideration. 
LC TANK 
An LC tank is a resonant circuit. When current passes through an inductor, energy 
is stored in the form of magnetic field. Any energy in a capacitor is stored in the form of 
electric field that is caused by charges on the plates of the capacitors. The transfer of 
energy between inductor and capacitor recurs at the resonant frequency, 
 
  = √                                           (2.1) 
that results in sinusoidal voltage and current.  
 
Figure 2.1: Parallel LC resonators 





                                      (2.2) 
becomes infinitely large, and presents an open to any circuit connected across the shunt 
terminals. In a shunt RLC circuit, the load impedance is maximized at this frequency. 
Signals at other frequencies see smaller impedances and hence are attenuated. The quality 
factor (Q) of this frequency selectivity of the tank is defined as the ratio of the resonant 
frequency to 3dB bandwidth: 
 
 = 
 =	 = 
 = 

                     (2.3) 
Q is also proportional to the ratio of energy stored in the tank to energy lost. A higher 
quality factor leads to a more frequency-selective tank response and lower power 
dissipation in the tank per cycle.  
ON CHIP INDUCTOR 
A popular implementation of an on chip inductor is a center tapped hexagonal 
planar spiral inductor [3]. In this configuration, two inductors are laid out symmetrically 
around the center tap, and hence are physically close to each other. Consequently, they 
show lower impact from process variation and are more robust in rejecting common 
mode noise. The close spacing of the two coils increases the mutual inductance between 
the coils, and also boots the observed inductance, for a given loss. The quality factor is 
limited by parasitics and inductive couplings effects. One way of boosting Q is to shield 
the inductor from the substrate with a patterned ground shield with strips that run 
perpendicular to the inductor windings, in order to reduce the eddy current in the 
substrate [4]. Just as the shield reduces the effect from inductive current to the substrate, 
 6 
any electromagnetic coupling from the substrate underneath the inductor is also reduced 




Figure 2.2 Spiral inductors with a center tap 
 
When laying out an inductor, using the top metal layer is recommended because 
the top-metal is typically the thickest. This provides more area for current flow and 
reduces series parasitic resistance. At sufficiently high frequencies, the resistance 
increases as the inverse square root of frequency because of skin effect that causes 




 =  
                                  (2.4) 
where ρ and σ are the resistivity and conductance of material respectively, and ω is 
frequency of operation. At this skin depth in an infinitely wide, long, and deep conductor, 
current density will drop by a factor of e. Series resistance of the inductor is estimated to 
be 
 
 ≈  (!"#/%)                                  (2.5) 
 
where ' is the inductor winding length and ( is the width and ) is the thickness [6].   
Another benefit of using the top layer metal is that a larger distance from the 
substrate reduces the capacitive and inductive coupling effect from the substrate and 
contacts. Extraction tools to model the impact of substrate coupling can be employed to 
accurately capture this effect [7]. 
MOS VARACTOR 
To change the resonant frequency of an LC tank, either the value of the inductor 
or the capacitor needs to change. Modifying the value of the capacitor is easier in 
integrated circuits. There are mainly two ways of creating varactors. One is to use reverse 
biased PN junction, and the other is to use a MOS device as a variable capacitor. MOS 
varactors have a better temperature coefficient and tuning range than PN junction based 
capacitors. MOS varactors can be configured in three different ways. In one mode of 
operation, drain, source, and bulk are connected together. In another mode, the device is 
used in inversion mode. The device may also be used in accumulation mode, which 
allows for monotonicity and a better tuning range [8]. 
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Figure 2.3 (a)MOS Varactor connection, (b)MOS depletion diagram, 
(c)Equivalent series capacitors 
When a voltage is applied to the gate of a MOSFET, that is in between flatband 
(VFB) and threshold voltage (VTH), the MOS operates in deletion mode where a charge 
increment in gate also appears at the bottom of depletion region. Therefore, the 
capacitance can be modeled using two capacitors in series, one at the gate oxide 
boundary, and the other at the depletion boundary as shown in Figure 2.3.  
The total capacitance in the depletion mode of operation is 
 
**+ = , -. +

0123
 = 4*-.5-. +
60
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(2.5) 
 
where CD is the oxide permittivity, )D is the oxide thickness, C is the silicon 
permittivity, and  EF is the depletion distance that is a function of gate voltage, GH  is the 
gate voltage, GIJ  is the flatband voltage, and  K+ is the P-type doping concentration [9]. 
One can effectively create a varactor using the gate voltage as a control node, drain and 










Figure 2.4 Normalized capacitance as a function of gate voltage 
 First order (solid line) C-V graph in Figure 2.4 shows that normalized capacitance 
decreases up to as much 30-40% of the original Cox when the gate voltage reaches the 
threshold voltage. This depletion region is the area of operation where control voltage 
will change the capacitance, and therefore the resonant frequency of LC tank. Real data 
(dotted line) shows the effect of poly-depletion and charge-layer thickness that deviates 
from the first order model [9]. 
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Figure 2.5 Normalized capacitance for an accumulation mode varactor 
 The preferred varactor configuration is an accumulation mode MOS device that is 
laid out in N-well similar to a PMOS device [10]. But instead of P+ drain and source 
doping, N+ bulk contact is laid out. This allows the device to operate in accumulation and 
depletion region, but prevents from operating in inversion at high frequencies. Therefore, 
the capacitance change is monotonic. Also it uses electron as majority carrier compared 




Figure 2.6 Coarse tuning capacitors and fine tuning capacitor 
 For wideband tuning of LC tank, where resonant frequency needs to be varied 
over a large range, e.g., an order of magnitude or more, one can use fixed MIM or MOM 
capacitors with enable switches for coarse tuning, in parallel with a MOS varactor for 
fine tuning as shown in Figure 2.5 [11]. Coarse tuning control bits are provided by the 
digital logic via level shifters to enable each NMOS working as a switch. The switch size 
needs careful optimization to ensure that it does not introduce series parasitic resistance, 
which lowers the Q, and does not cause too much drain parasitic capacitance, and Miller 
capacitance, which reduces the frequency control range of the VCO. Because the bottom 
plate of the capacitor has parasitic resistance and coupling, the bottom plate is typically 
grounded and the top plate is connected to the tank. 
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Chapter 3: Design of an LC Voltage Controlled Oscillator 
There are two ways of analyzing and designing an oscillator. One approach treats 
the oscillator as a positive feedback circuit, while the other is based on a negative 
resistance approach. In the early 1900s, designers purposely introduced positive feedback 
when creating amplifiers with vacuum tubes to increase gain, and found that the 
amplifiers sometimes showed unstable and oscillatory behavior [12]. This chapter 
explores analysis and design methodology to build an oscillator using this positive 
feedback.  
It is known that an LC tank has a natural resonant response if provided with an 
initial energy. The oscillation eventually decays, since the energy is dissipated through 
heat via the tank losses that can be electronically modeled using a resistor. If the energy 
lost can be exactly replenished using a negative resistance equal in magnitude to the 
resistance of the tank, the circuit will show sustained oscillations. 
Both of the above approaches are analyzed in this chapter.  
POSITIVE FEEDBACK APPROACH 
Stability of a linear time invariant system depends on the pole locations.1 As 
shown in Figure 3.1, if all poles reside on the left half of the s-plane (LHP), the system is 
stable and output will eventually decay. If any pole is in the right half plane (RHP), the 
system is unstable [13]. Moreover, a real pole in the RHP will make the output 
monotonically increase in an exponential manner, and complex poles, which always 
occur in conjugate pairs, will make the output oscillate and increase exponentially. When 
complex conjugate pairs appear exactly on the jω axis, the system will oscillate with 
                                               
1 Nyquist stability criterion can be used for more generalized graphical stability test. For non-linear time 
invariant system, Lyapunov stability test can be used. 
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Figure 3.1 S-plane showing pole locations and system response 
When designing an oscillator, feedback is often used. The output of the circuit is 
connected to its input such that the circuit operates without any external input. A 
feedback system is characterized by a transfer function and its associated poles and 
zeroes. To make a system to oscillate with a constant amplitude, one needs to ensure that 
the complex conjugate pole pair will lie on the jω axis. This is ideally accomplished by 




Figure 3.2 Positive feedback model of a cross-coupled oscillator  
One of the most popular choices of an LC oscillator is the cross-coupled 
differential pair architecture as shown in Figure 3.2. In this structure, the inverted output 
of one stage is directly connected to the input of next stage, creating positive feedback. 
The amplifier loads need to have some frequency selection. Otherwise, the design will 
amplify DC, and the circuit will reinforce DC at one extreme, and the output will latch to 
either supply or ground [14]. This frequency selection is done by RLC tanks that filter out 
frequency components other than the resonant frequency.  
The advantage of a differential LC oscillator is that any disturbance in supply and 
ground will not affect the circuit as much as in single ended operation because of 
common mode rejection. High differential swing at the output that improves phase noise 
is another advantage. 
The transfer function of circuit in Figure 3.2 with RLC tank attached on each load 
is given by [15] : 
 
L(M) = HNO7PQ#(RS)O
                             (3.1) 
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where T is the loop gain of the system,  
 
T = UVUV** = (UV*)                                      (3.2) 
 
and L and C are inductance and capacitance of tank, and R is the tank resistance. By 
assigning the denominator to zero, and solving for 2 complex poles, 
 




                   (3.3) 
 
To make the system to oscillate with a constant amplitude, poles need to be on the 
jω axis. This creates a condition, 
 
T = 1		                                       (3.4) 
 
This is equivalent to 
 
	 UV = #	                                      (3.5) 
 
To create sufficient condition of oscillation across all corners, it is desirable to set 
the loop gain greater than 1, to about 4. Setting loop gain to 4 gives lower bound on 
sizing of transistor and bias current, and the design equation now becomes 
 
UV = 2]̂ _D ` = #	                             (3.6) 
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In this case, the start-up poles of the system are in the right-half plane, thus ensuring that 
the circuit will begin to oscillate. Eventually the non-linear response of the circuit will 
lead to a stable output amplitude. 
NEGATIVE RESISTANCE APPROACH 
Another way of conceptualizing an oscillator is a negative resistance approach. To 
make a circuit to oscillate at a tank resonant frequency, one can apply either a voltage to 
the tank capacitor or a current to the tank inductor. This initial condition will allow the 
LC tank oscillate for some cycles that depends on the value of Q of the tank and decay to 
zero. To keep the output from decaying, we need to create a negative resistance equal to 
the tank resistance and connect to the tank to replenish the lost energy. We can create 
negative resistance with active circuit elements such as transistors. 
 
 
Figure 3.3 Negative resistance model of a cross-coupled oscillator 
To find the negative resistance of the active network supplying power to the tank, 
we connect test voltage source, Vt and measure differential test current, It and the 
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resistance is Vt divided by It. Looking up to the tank, Req is 2Rt. Looking down to active 
network,  
 
−!? = − HN                                      (3.7) 
Therefore,  
 
* = HN                                        (3.8) 
 
This is equivalent to 
	 UV = #	                                       (3.9) 
 
This is the same as the Equation 3.4, and setting the negative resistance to be 




Figure 3.4 A Voltage controlled LC oscillator with fine and coarse tuning control 
To complete the design of the voltage controlled LC oscillator, coarse and fine 
tuning circuits described earlier are included as shown in Figure 3.4. These capacitors are 
connected across the outputs to take full advantage of the differential geometry. Because 
capacitors in integrated circuits are typically asymmetric, with the bottom plate having 
more parasitic resistance and capacitance, two capacitors are used with the bottom plate 
being connected to a virtual ground with the MOS devices acting as switches in between. 
Fine tuning of accumulator mode MOS is accomplished by a DC control voltages Vc, and 
a fixed DC voltage, Vb which is chosen to be Vdd/2 to maximize the range of C/Cox  as Vc 
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changes from 0 to Vdd. Finally, the blocking capacitor Cdc is added to prevent any DC 
signal affecting the output. 
This implementation of the VCO is considered to be a standard topology for 
further discussion.   
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Chapter 4: Software Based Generation of an LC VCO 
There are choices when selecting a language for software. One that stood the test 
of time for decades is C++ which is a compiled and object oriented programming 
language that features class abstraction, encapsulation, inheritance, and polymorphism 
[16]. It has seen commercial success thanks to fast execution time, capability to hide 
source codes, and pointer arithmetic for memory access. It is also used in hardware 
reference model design, verification, operating systems, and applications in mobile and 
desktop platforms. This chapter discusses how to create base device class, sub circuits, an 
LC VCO, and the testbench classes in C++.  
SOFTWARE ARCHITECTURE 
The overall flow of the LC VCO generation software is the following. A user 
enters an oscillator specification and runs the circuit generator application. If it is the first 
iteration, the application calculates first order circuit parameters and creates a new LC 
VCO circuit template as well as its testbench [17]. After running the simulation, the 
output waveform is collected and analyzed by the result evaluator, which is the topic of 
the next chapter. If the result evaluator finds that specification is not met, improvement 
vector for circuit parameters are calculated based on previous history of simulation, and 
new circuit parameters are entered to create a modified LC VCO. These modification 
steps are iterated until the specification is met. This software architecture flow diagram is 
illustrated in Figure 4.1. 
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A variety of transistor devices such as high Vt, low Vt, nominal Vt, inherited bulk, 
NMOS, PMOS and LDMOS have common parameters. By creating a base class that 
contains common parameters and inheriting to a specific device, redundant functions and 
variables can be eliminated, thereby simplifying device objects.  
 
 
Figure 4.2 Transistor devices inherited from a single MOS base class 
For example, PMOS and NMOS classes are inherited from MOS base class as 
shown in Figure 4.2, and the MOS base class contains common variables such as width, 
length, drain, gate, source, bulk terminals, source and drain areas, source and drain 
periphery, and common functions such as setting width and length, and calculating 
parasitic capacitances. The following code shows the header file of MOS class that 
contains declaration of variables and functions. 
 
// *********************************************// 
// ** MOS Base Class Definition               **// 












#define HDIFF 1.4e-7 
 
// Declare all classes 




// Width & Length 
int  w; // [nm] 
int  l; // [nm] 
 
// Node connections 
int  D; // Drain node 
int  G; // Gate node 
int  S; // Source node 
int  B; // Bulk node 
 
// Instance ID number 
int  IID; 
 
// Area and Periphery (Source, Drain) 
double  as; // [fm^2] 
double  ad; // [fm^2] 
double  ps; // [um] 
double  pd; // [um] 
 
// Geometry 
double  finger_m; 
double  simM; 
 
// Model name 






Mos();      //--- Constructor 
declaration 
Mos(const int, const int); 
Mos(const Mos & copyThis);   //--- Copy constructor 
Mos & operator=(const Mos &);  //--- Operator overloading 
~Mos();     //--- Destructor 
 
 
void  setModel(std::string modelarg); //--- Set Model name 




//--- Device geometry 
int  getW(); 
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int  getL(); 
virtual void  setWL(const int, const int); 
double  getAs(); 
double  getAd(); 
double  getPs(); 
double  getPd(); 
 
//--- Calculate AS, AD, PS, PD 
virtual double calAS(int,int); 
virtual double calPS(int,int); 
 
//--- Increase and Decrease the Width of device. 
virtual void increaseW(void); 
virtual void decreaseW(void); 
 
//--- Get & Set node connection. Returns node number. 
int  getD(void); 
int  getG(void); 
int  getS(void); 
int  getB(void); 
void  setD(const int); 
void  setG(const int); 
void  setS(const int); 
void  setB(const int); 
 
//--- Get & Set Instance ID number. 
int   getIID(void); 
void  setIID(const int); 
 




W and L represent width and length of the device. Variables D, G, S, B contain 
the node numbers for drain, gate, source, and bulk. MOS class has area and perimeter of 
source and drain for calculating the reverse biased junction capacitances. All the device 
parameters are declared as private, and access functions such as getW(), getL(), and 
setWL() are used to get and set the device geometry. Functions such as setD(), setG(), 
setS(), and setB() allow connections to be made or changed to the device. Lastly, it has 
print function that prints parameters in the Spectre format to create a circuit.  
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The class definition of derived classes such as PMOS or NMOS becomes much 
simpler since it inherits most of its properties and functions from the parent MOS device 
class. The following shows class definition of an NMOS device. 
 
// ***************************************************************// 
// ** NMOS Base Class Definition                                **// 




//--- Default constructor 
Nmos::Nmos() : Mos() { 
  setModel("gpdk090_nmos1v"); 




//--- NMOS constructor takes Width and Length as input. 
Nmos::Nmos(const int width, const int length) : Mos(width, length) { 
  setModel("gpdk090_nmos1v"); 
  setMosType("NM"); 
} 
 
The above definition states that when constructing a new NMOS device, instead 
of using base class model and type, use gpdk090_nmos1v NMOS model and set the type 
name to NMOS. This type of use of an inheritance allows a user to quickly create a new 
device if changes are necessary in the future. For example, if the foundry changes and the 
device needs a new model, one merely needs to derive a new class from base class and 
set the device model and type using setModel() and setMosType() function. 
CREATING AN LC VCO CIRCUIT 
Similar base classes for components such as inductors, resistors, capacitors, and 
varactors that make up an LC VCO are created, and actual instances are derived from the 







Fine Tuning Class Coarse Tuning Class
 
Figure 4.3 LC VCO and its sub-circuit classes 
To maximize reusability and simplify the LC VCO class, a group of commonly 
used circuits are abstracted and encapsulated into separate smaller classes such as an LC 
tank, Cross coupled NMOS devices, Current bias, Fine tuning circuit, and coarse tuning 
circuits as shown in Figure 4.3. This allows easy reuse of common circuit classes for 
projects other than an LC VCO. In the LC VCO class, these sub-classes are instantiated, 
connected, and configured to create a template circuit that is ready for initial simulation 
as shown in the following code: 
 
// **********************************************// 
// ** LC VCO Class Definition                  **// 









//--- Default constructor 
LcVco::LcVco() { 
  // Create subcircuit components 
  LcTankInst   = new LcTank;    
  CrossCoupledNmosInst = new CrossCoupledNmos; 
  CurrentSourceInst = new CurrentSource; 
  FineTuneInst  = new FineTune; 
  CoarseTuneInst = new CoarseTune; 
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  // Create connections 
  LcTankInst.setVddNode(vdd_node); 
  LcTankInst.setOutPNode(1); 
  LcTankInst.setOutNNode(2); 
  CrossCoupledNmosInst.setOutPNode(1); 
  CrossCoupledNmosInst.setOutNNode(2); 
  CrossCoupledNmosInst.connectIsource(CurrentSourceInst); 
  CurrentSourceInst.setGndNode(0); 
  FineTuneInst.setOutputNode(1,2); 




//--- LC VCO constructor. Argument: center frequency, power supply,  
//--- and output voltage nodes. 
LcVco::LcVco(const float centFreq, const float supply=1.2,  
const int outP, const int outN) {  
  // Create subcircuit components 
  LcTankInst   = new LcTank;    
  CrossCoupledNmosInst = new CrossCoupledNmos; 
  CurrentSourceInst = new CurrentSource; 
  FineTuneInst  = new FineTune; 
  CoarseTuneInst = new CoarseTune; 
  // Create connections 
  LcTankInst.setVddNode(vdd_node); 
  LcTankInst.setOutPNode(outP); 
  LcTankInst.setOutNNode(outN); 
  LcTankInst.setCenterFrequency(centFreq); 
  CrossCoupledNmosInst.setOutPNode(outP); 
  CrossCoupledNmosInst.setOutNNode(outN); 
  CrossCoupledNmosInst.connectIsource(CurrentSourceInst); 
  CurrentSourceInst.setGndNode(0); 
  FineTuneInst.setOutputNode(outP,outN); 




//--- Copy constructor 
LcVco::LcVco(const LcVco & copyThis){ 
  LcTankInst  = copyThis.LcTankInst; 
  CrossCoupledNmosInst = copyThis.CrossCoupledNmosInst; 
  CurrentSourceInst = copyThis.CurrentSourceInst; 
  FineTuneInst  = copyThis.FineTuneInst; 









//--- Increase or Decrease center frequency of the oscillator 
void LcVco::increaseCenterFrequency(const int incFactor) { 
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  LCtankInst.increaseFreq(incFactor); 
} 
 
void LcVco::decreaseCenterFrequency(const int decFactor) { 
  LCtankInst.decreaseFreq(decFactor); 
} 
 
void LcVco::setCenterFrequency(const float centFreq) { 




//--- Increase or Decrease Tuning Range of the LC VCO 
void LcVco::increaseTuningRange(const int incFactor) { 
  CoarseTuneInst.increaseRange(incFactor); 
} 
 
void LcVco::decreaseTuningRange(const int decFactor) { 
  CoarseTuneInst.decreaseRange(decFactor); 
} 
 
void LcVco::setTuningRange(const float minRange, const float maxRange) { 




//--- Print LC VCO circuit information to a file. 
void LcVco::print(std::ofstream & spicefile) { 
  LcTankInst.printsubckt(spicefile); 
  CrossCoupledNmosInst.printsubckt(spicefile); 
  CurrentSourceInst.printsubckt(spicefile); 
  FineTuneInst.printsubckt(spicefile); 
  CoarseTuneInst.printsubckt(spicefile); 
} 
When the above LC VCO class is instantiated, it creates a template equivalent to 
the circuit as shown in Figure 4.4. From the specification entered by a user, initial circuit 
parameters such as width, length, capacitor values, number of coarse circuits and bias 
current are calculated. It also has interface functions that enable the optimization 
algorithm to set or modify center frequency and tuning range by changing circuit 
parameters after subsequent simulations to converge on the specification. 
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Figure 4.4 Differential LC VCO with fine and coarse tuning control 
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CREATING AN LC VCO TESTBENCH 
The testbench class mainly consists of the LC VCO class, the result evaluator 
class, and the Spice top class as shown in Figure 4.5. The role of the Spice top class is to 
set simulator designation and its related options, and foundry model designation. The 
responsibility of a testbench class is to iteratively create and modify device and oscillator 
circuit, run simulator, and invoke result evaluator until specification is met. It also 
accepts design specification such as target center frequency, tuning range, and supply 
voltage as input. When a design specification changes, all that a user needs to do is to 
change the related specification parameters in the testbench class and run the application 










Coarse Tuning Class Fine Tuning Class
 
Figure 4.5 Block diagram of the testbench class 
 31 
To illustrate how the testbench class takes a specification, collects and analyzes 
the result, creates circuit parameter improvement, and reiterates simulation, the following 
code example is shown:  
 
// ****************************************************// 
// ** LC VCO Testbench                               **// 




int main(int argc, char *argv[]) { 
 
  // Specification Variables 
  float targetfreqGHz  = 1.0;  // [GHz] 
  float supplyVoltage  = 1.2;  // [V] 
  float targetMinTuneFreq = 0.8;  // [GHz] 
  float targetMaxTuneFreq = 1.2;  // [GHz] 
 
  // Current Simulation Result Variables 
  float currentFrequency = 0.0;  // Measured frequency 
  float currentMinFrequency = 0.0;  // Measured Min frequency 
  float currentMaxFrequency = 0.0;  // Measured Max frequency 
  float currentSNDR  = 0.0;  // Measured SNDR 
  float currentHD1Amp  = 0.0;  // Measured first harmonic  
 
  // Temporary variables 
  int sysstat; 
  int loop_index; 
 
  int centFreqSatisfied; 
  int minFreqSatisfied; 
  int maxFreqSatisfied; 
 
 
  // Create LC VCO, testbench, and result evaluator. 
  SpiceTop  spicetop1;   // Spice Top instance 
  LcVco  lcvco1;   // LCVCO instance 
  Evaluator  evaluator1;   // Result Evaluator inst. 
  
  // Set global parameters and initial design parameters 
  spicetop1.setSupply(supplyVoltage); // Supply voltage 
  spicetop1.setSimTime("50n");  // Simulation time 
  lcvco1.setCenterFrequency(targetfreqGHz); // Initial center frequency 
  lcvco1.setTuningRange(targetMinTuneFreq, targetMaxTuneFreq); 
 
  for (loop_index=0; loop_index < MAX_NUM_SIMULATIONS; loop_index++) { 
   std::string garbage1, garbage2, tmpline; 
   std::stringstream tmpstream; 
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   // Specify file names 
   std::ifstream simResultFile ("matlab_result.txt"); 
   std::ofstream spicefile ("osc.scs"); 
   
   // Create LC VCO and testbench 
   spicetop1.print(spicefile); 
   lcvco1.print(spicefile); 
   spicetop1.printfooter(spicefile); 
 
   // Save file 
   spicefile.close(); 
 
   // Run simulation 
   if (!system(NULL)) exit (EXIT_FAILURE); // Command  
   sysstat = system ("spectre osc.scs -f psfbin"); 
 
   if (sysstat != 0) { 
    std::cout << "Please load spectre..." << std::endl; 
    return (EXIT_FAILURE); 
   } 
 
   // Analyze result via  
// matlab, osc_analysis.m, matlab_result.txt 
   evaluator1.createAnalysis(1);    
   sysstat = system ("matlab -nodisplay -nosplash <  
     osc_analysis.m -logfile analysis.log"); 
   if (sysstat != 0) { 
    std::cout << "Please load matlab..." << std::endl; 
    return (EXIT_FAILURE); 
   } 
 
   simResultFile.close(); 
 
   std::cout << "Frequency = " << currentFrequency  << std::endl; 
   std::cout << "MinFrequency = "<< currentMinFrequency << “\n”;  
   std::cout << "MaxFrequency = "<< currentMaxFrequency << “\n”; 
   std::cout << "SNDR = "     << currentSNDR        << std::endl; 
   std::cout << "HD1Amp = "  << currentHD1Amp     << std::endl; 
 
   // Create improvement vector 
   centFreqSatisfied = improveCentFreq(currentFrequency); 
   minFreqSatisfied = improveMinFreq(currentMinFrequency); 
   maxFreqSatisfied = improveMaxFreq(currentMaxFrequency); 
 
   if (  (centFreqSatisfied == 1) && 
(minFreqSatisfied  == 1) &&  
(maxFreqSatisfied  == 1)    ) { 
    break; 
   } 
  } // End for  
 
  return 0; 
} 
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When manually simulating an LC VCO, a designer would create a testbench 
schematic that is similar to Figure 4.6 that has circuit instances and input stimuli. Then, 
the designer runs a simulation, visually inspects the result, and iterates the procedure of 
changing the circuit parameters until the specification is met. This can be time consuming 
especially in the case that simulation time is long. On the contrary, running LC VCO 
generator is simpler and time saving. It creates an LC VCO as well as the testbench, 
automatically evaluates the result, and the circuit parameters will be modified and re-
simulated until the specification is met. 
 
 
Figure 4.6 Schematic counterpart of software based testbench 
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Chapter 5: Result Evaluator and Analog Verification 
When a simulation is completed, the result must be converted to a form that is 
easily identifiable and distinguishable. This post processing of a simulation result is done 
by the Matlab. Then, the software automatically evaluates post processed results and 
compares with specification – this is the process of verification. This chapter discusses 
two types of verification: performance and functional verification [18].  
FFT 
After completion of a simulation, the time domain output samples are created. 
These samples are the combination of desired signal and undesired signals such as noise 
and distortion. In time domain, it is difficult to distinguish and analyze undesirable 
components because they are usually relatively much smaller in comparison with desired 
signal, and even noisy and distorted signal may appear ideal signal in waveform window. 
To facilitate noise and distortion analysis, time domain to frequency domain conversion 
is made via Fast Fourier Transform (FFT) by Matlab signal processing engine [19]. 
WINDOWING 
Before converting to the frequency domain, an additional windowing step is 
required for the following reason: When output samples are collected for an arbitrary 
length of time, coherent sampling criterion will most likely be violated [20]. When FFT 
engine processes the samples, output will contain spectral leakage that misrepresents true 
signal frequency component. To reduce this effect, window function is multiplied to the 
time domain samples. There are different types of windows depending on applications 
such as Hann, Hamming, Blackman, Blackman-Harris. In this work, 4-term Blackman-
Harris window is used for its relatively high dynamic range and small side lobes [21]. 
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Figure 5.1 4-Term Blackman-Harris window function in time and frequency domain 
TONE LOCATION AND AMPLITUDE ANALYSIS 
The location of the fundamental tone is the oscillator frequency. Before selecting 
the fundamental tone, DC component is identified and removed from the analysis. Then, 
the highest tone is identified, and the frequency bins are counted from the center of the 
tone on both sides up to the noise floor. The counted bins and their amplitudes are used to 
calculate the fundamental tone amplitude. The identified fundamental tone location and 
amplitude are compared with specification to ensure simulation results meet the 
specification such as center frequency and tuning range across all combinations of coarse 
and fine tuning settings. 
SIGNAL TO NOISE AND DISTORTION RATIO (SNDR) 
FFT result allows analysis on frequency component of a signal. One measure of 
the quality of signal that can be calculated from FFT result is signal to noise and 
distortion ratio (SNDR) given by the equation, 
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aKb = 10log	4 g!h(ijHk+)g!h(@j!)Og!h(^j*h*jk)8           (5.1) 
 
SNDR allows us to quantify the noise and distortion components in the oscillator 
tone. If the oscillator output starts to deviate from the pure sine wave and has noise peaks 
or waveform is distorted, the SNDR will decrease. The experimental threshold for pass 
criterion in this work for SNDR is set to 25 dB.  
PERFORMANCE AND FUNCTIONAL VERIFICATION 
As chips grow in size and complexity, verification becomes a major bottleneck. 
As more functions and controls are added to the chip, verification complexity due to 
larger permutation of configuration space increases exponentially. Suppose a low noise 
amplifier (LNA) and Mixer has its own power control signals. One way to verify that 
each signal is working properly is to simulate with all 4 power control combinations, 
{LNA_power, Mixer_power} = 00, 01, 10, 11. That way, we can detect a situation such 
as LNA power control signal connected to both LNA and mixer, and Mixer power 
control signal floating. If we add more control pins or blocks, we find that the number of 
configuration space increases by 
a = 2@                                                          (5.2) 
where a is the configuration state space and K is the number of possibly dependent 
control signals. This exponential increase makes manual functional verification difficult 
to do in today’s industry where time to market window is becoming narrower. As	a 
becomes large enough to exceed simulation time budget, one may need to exercise both 
constrained random and directed simulation [22]. 
 The software generated testbench in this work exercises all the combination of 
coarse and fine controls. Combined with the result evaluator that checks frequency 
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locations, the application functionally verifies that control signals are connected and 
working properly. Since it checks performance related specification such as noise and 
distortion level, performance verification is done as well. Therefore, the generator 
software is not only a design vehicle, but acts as a design and verification engine 
altogether. The result evaluator allows us to do automated performance and functional 
verification at the same time. 
RESULT EVALUATION 
To facilitate reusability and portability, result evaluation is divided into two parts. 
One is an evaluator class that sets up simulator specific setting and matlab filenames as 
shown in the following code: 
 
// *******************************************************************// 
// ** Evaluator class – Function for creating Matlab analysis file  **// 
// ** Create matlab analysis file using Spectre header and template **// 
// *******************************************************************// 
void  Evaluator::createAnalysis(int node) { 
  std::string tmpline; 
  std::ifstream matlab_template ("matlab/osc_analysis_template.m"); 
  std::ofstream matlabfile ("osc_analysis.m"); 
 
  if (matlabfile.is_open()) { 
   matlabfile << "% Create Matlab File  \n"; 
   matlabfile << "% Clear previous results  \n"; 
   matlabfile << "clear;    \n"; 
   matlabfile << "close all;    \n"; 
   matlabfile << "     \n"; 
   matlabfile << "path(path, './matlab');  \n"; 
   matlabfile << "% Load spectre transient result. \n"; 
   matlabfile << "signal=cds_srr('./osc.raw',  
                                   'tran-tran', '" << node << "') \n"; 
   matlabfile << std::endl; 
 
   if (matlab_template.is_open()) { 
    while (matlab_template.good()) { 
     getline(matlab_template, tmpline); 
     matlabfile << tmpline <<"\n"; 
    } 
    matlab_template.close(); 
   } 
 
 38 
   matlabfile << std::endl; 
   matlabfile.close(); 
  } 
} 
This class designates input matlab template file, and the output analysis matlab file that 
contains matlab initialization commands, simulator specific filename, and directory 
location. If simulator is changed in the future, only one line in the class needs to be 
changed that assigns signal variable with the raw file from transient simulation. 
The other part of result evaluation is the matlab template as shown in the 
following code:  
 
%% ****************************************************************** %% 
%% ** Matlab analysis template file                                ** %% 
%% ** Analyzes fundamental tone, SNDR, and DC component            ** %% 
%% ****************************************************************** %% 
% Open matlab result file 
matlab_result = 'matlab_result.txt'; 
fid = fopen (matlab_result, 'w'); 
   
% assign spectre results to matlab variables 
spectre_output      = signal.V; 
t1                  = signal.time; 
[m,n]               = size(signal.time);% m=No. of samples 
sampling_duration   = signal.time(m); 
  
% Set sampling rates, period, frequency, and etc. 
Fs            = m/sampling_duration;    % Sampling frequency 
T             = 1/Fs;                   % Sampling period  
L1            = length(spectre_output); % Number of samples 
f1            = (0:L1-1)*(Fs/L1)*1e-9;  % Frequency Vector [GHz] 
bins          = (1:L1); 
 
% Apply window function 
spectre_output_windowed=bh4(length(spectre_output)) 
                        .*spectre_output;      
spectre_out_fft = fft(spectre_output_windowed)/L1;    
spectre_out_fft_mag = abs(spectre_out_fft); 
  
% Find phase 
y1 = fftshift(fft(spectre_output)); 
f11 = (-L1/2:L1/2-1)*(Fs/L1)*1e-3; 
phase = unwrap(angle(y1)); 
 
% Find DC Property.  
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index_max = floor(L1/2); 
dc_index_end = 1; % End of DC index. 
while (spectre_out_fft_mag(dc_index_end) > 
spectre_out_fft_mag(dc_index_end+1)) 
     dc_index_end=dc_index_end+1; 
end  % end while 
  
% Find DC amplitude. 
DC_signal_level = 0; 
for tmpindex=1:dc_index_end 
      if tmpindex == 1 
DC_signal_level = DC_signal_level + 
spectre_out_fft_mag(tmpindex); 
      else 
DC_signal_level = DC_signal_level + 
2*spectre_out_fft_mag(tmpindex); 
         
      end 
end 
DC_signal_level = DC_signal_level/2*0.8836;    % [V] scaling 
spectre_out_fft_mag(1:dc_index_end)=0; 
 
% Find fundamental tone. 
MAX_NUMBER_OF_TONES = 50; 
hd_index    = zeros(1,MAX_NUMBER_OF_TONES);  % initialize 
hd_amp      = zeros(1,MAX_NUMBER_OF_TONES); 
hd_pwr      = zeros(1,MAX_NUMBER_OF_TONES); 
hd_freq_GHz = zeros(1,MAX_NUMBER_OF_TONES); 
  
for k=1:2:MAX_NUMBER_OF_TONES 
     [garbage, hd_index(k)] = max(spectre_out_fft_mag(1:index_max));  
 
     % Check if noise is higher than signal level. 
       if (k > 3) 
         if ((hd_index(k)-hd_index(k-2)) >  
             (hd_index(k-2)-hd_index(k-4)+10)) ||  
            ((hd_index(k)-hd_index(k-2)) <  
             (hd_index(k-2)-hd_index(k-4)-10)) 
           %warning('Noise is bigger than signal, %dth harmonic', k); 
           break; 
         end 
       end 
       hd_freq_GHz(k) = f1(hd_index(k));           % [GHz]  




% Obtain first harmonic amplitude and frequency 
hd_amp(1)                                       % HD1 Component 
hd_freq_GHz(1)                                  % [GHz] 
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% Obtain SNDR 
signal_pwr_sum = sum(hd_pwr(1:MAX_NUMBER_OF_TONES)); 
signal_pwr_sum = sum(hd_amp(1:MAX_NUMBER_OF_TONES).^2); 
noise_pwr= spectre_out_fft_mag(1:index_max).^2; 
noise_pwr_sum = sum(noise_pwr(1:length(noise_pwr))); 
sndr_dB=10*log10(signal_pwr_sum/noise_pwr_sum)    
 
fprintf(fid, 'Frequency= %f [GHz]\n', hd_freq_GHz(1)); 
fprintf(fid, 'SNDR= %f [dB]\n', sndr_dB); 
fprintf(fid, 'HD1_amplitude= %f [Vop]\n', hd_amp(1)); 
fclose(fid); 
The simulator’s sampled output is stored in the file, osc.raw which Matlab opens and 
stores in vector arrays. It then applies 4-term Blackman-Harris window to the time 
sampled array, and processed in the FFT engine. The magnitude and phase of frequency 
domain transformed signal is calculated for plotting and further analysis. With the 
magnitude, DC portion is zeroed out since it does not contribute to the signal component 
and is the effect of non-coherent sampling with edge effect. After removal of DC, 
fundamental tone is identified including frequency location and the amplitude. Lastly, 
Signal to noise and distortion ratio is calculated for analyzing quality of the signal.  
The result evaluator can be reused and applied to monitor or automatically 
evaluate performance and correctness of other circuits such as frequency synthesizer, 
mixer, and DAC. For example, with minimal modification in the matlab code, harmonic 
distortion analysis codes can be modified to autonomously analyze intermodulation 
components in a mixer that can complement initial hand analysis [23][24]. 
RESULT OF SOFTWARE GENERATOR 
Creating a software based circuit generator takes more initial effort than manual 
creation of circuit schematics; This is due to additional software components that need to 
be created such as automated result evaluator, base class libraries, feedback mechanism, 
and script flow. Once infrastructure has been developed, applying to other projects would 
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take considerably less time since most of the software components are reusable and 
portable. The following table summarizes the performance of the application. 
 
Center frequency 1 to 5 GHz 
Center frequency tolerance 0.5% 
Tuning range 10% to 35% 
Tuning range tolerance 2% 
Average number of iterations before convergence 27 
Average run time for Spectre per iteration 23 seconds 
Average run time for Matlab per iteration 8 seconds 
Average run time for C++ application per iteration < 1 second 
Average run time for scripts per iteration < 1 second 
Total average run time per specification 891 seconds 
Number of randomly generated specifications  100 
Platform CentOS 6, Xeon E3 3.3GHz, 24GB 
Memory 
Table 5.1 Summary of the application performance 
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From the experiment of running the application, it has been found that for center 
frequencies ranging from 1 to 5 GHz with tuning ranges from 10% to 35%, the average 
run time per specification was 891 seconds (14.85 minutes). The simulator, Spectre, 
consumed most of the run time (23 seconds per iteration) followed by result evaluation 
via Matlab (8 seconds per iteration). It took an average of 27 iterations to converge to a 
specification. The tolerances for center frequency and tuning range were set to 0.5% and 
2% each. Center frequency and tuning range were randomized to obtain uniform 
distribution of the result, and total of 100 random specifications were ran.  
 
 




Chapter 6: Conclusion 
SUMMARY 
Designing an analog/RF circuit requires understanding of theory, many years of 
experience, creativity, meticulous calculation of circuit parameters, and a number of 
iterations of simulation and verification. In this work, the design concepts are captured in 
an automatic circuit generator, and the verification concepts are captured in an 
autonomous result evaluator. The combination of the two resulted in the software that can 
complete both design and verification of a wideband LC VCO with center frequency 
ranging from 1GHz to 5GHz and tuning range from 10% to 35% in an average of 15 
minutes. Devices, circuits, sub-circuits, and result evaluators are derived from their base 
classes, thereby taking advantage of an object oriented programming concept; the result 
is an accelerated development time for derivative projects thanks to portable and 
inheritable software library components that can be reused with little modifications. 
FUTURE WORK 
Phase noise is a random shift in phase at the oscillator output due to noise voltage 
from active and passive devices in an oscillator translated to phase [25][26]. Rather than 
transient simulation analysis that the result evaluator interact with, phase noise can only 
be simulated with noise specific analysis such as PSS and Pnoise. Interesting work 
remains to analyze the Pnoise simulation result and combine with optimization algorithm 
to satisfy phase noise specification.   
Layout is another time taking task that remains largely manual in analog/RF 
circuit design. Future work remains to automatically layout an LC VCO from a 
parameterized layout template, and simulate with a parasitic extracted design for 
analyzing layout dependent effects.   
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